

STY80NM60N

N-channel 600 V, 0.030 Ω, 74 A, MDmesh™ II Power MOSFET Max247

Features

Туре	V _{DSS} @ T _{Jmax}	R _{DS(on)} max	I _D
STY80NM60N	650 V	< 0.035 Ω	74 A

- The worldwide best R_{DS(on)} in Max247
- 100% avalanche tested
- Low input capacitance and gate charge
- Low gate input resistance

Application

Switching applications

Description

This series of devices implements second generation MDmesh™ technology. This revolutionary Power MOSFET associates a new vertical structure to the Company's strip layout to yield one of the world's lowest on-resistance and gate charge. It is therefore suitable for the most demanding high efficiency converters.




Figure 1. Internal schematic diagram




Table 1. **Device summary**

Order code	Marking	Package	Packaging
STY80NM60N	80NM60N	Max247	Tube

Contents

1	Electrical ratings	3
2	Electrical characteristics	4
	2.1 Electrical characteristics (curves)	6
3	Test circuits	9
4	Package mechanical data 1	0
5	Revision history1	2



1

Electrical ratings

Table 2. Absolute maxim	um ratings
-------------------------	------------

Symbol	Parameter	Value	Unit
V_{DS}	Drain-source voltage ($V_{GS} = 0$)	600	V
V _{GS}	Gate- source voltage	±25	V
Ι _D	Drain current (continuous) at $T_C = 25 \degree C$	74	А
Ι _D	Drain current (continuous) at $T_C = 100 \ ^{\circ}C$	46	А
I _{DM} ⁽¹⁾	Drain current (pulsed)	296	А
P _{TOT}	Total dissipation at $T_C = 25 \ ^{\circ}C$	447	W
dv/dt (2)	Peak diode recovery voltage slope	15	V/ns
T _{stg}	Storage temperature	-55 to 150	°C
Тj	Max. operating junction temperature	150	°C

1. Pulse width limited by safe operating area

2. $I_{SD} \leq$ 74 A, di/dt \leq 400 A/µs, V_{DD} = 80% $V_{(BR)DSS}$

Table 3. Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case max	0.28	°C/W
R _{thj-amb}	Thermal resistance junction-ambient max	30	°C/W
Τ _Ι	Maximum lead temperature for soldering purpose	300	°C

Table 4. Avalanche characteristics

Symbol	Parameter	Value	Unit
I _{AS}	Avalanche current, repetitive or not-repetitive (pulse width limited by Tj Max)	25	A
E _{AS}	Single pulse avalanche energy (starting Tj = 25°C, $I_D = I_{AS}$, $V_{DD} = 50$ V)	2	J



2 Electrical characteristics

(T_{CASE}=25 °C unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{(BR)DSS}	Drain-source breakdown voltage	$I_{D} = 1 \text{ mA}, V_{GS} = 0$	600			v
dv/dt ⁽¹⁾	Drain source voltage slope	Vdd = 480 V, Id = 74 A, Vgs = 10 V		48		V/ns
I _{DSS}	Zero gate voltage drain current (V _{GS} = 0)	V _{DS} = Max rating V _{DS} = Max rating, @125 °C			1 100	μΑ μΑ
I _{GSS}	Gate-body leakage current (V _{DS} = 0)	$V_{GS} = \pm 20 V$			100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \ \mu A$	2	3	4	V
R _{DS(on)}	Static drain-source on resistance	V _{GS} = 10 V, I _D = 37 A		0.030	0.035	Ω

Table 5.	On/off states
----------	---------------

1. Characteristic value at turn off on inductive load

	1 • •					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
9 _{fs} ⁽¹⁾	Forward transconductance	V _{DS} =15 V _, I _D = 37 A		12		S
C _{iss} C _{oss} C _{rss}	Input capacitance Output capacitance Reverse transfer capacitance	V _{DS} = 50 V, f = 1 MHz, V _{GS} = 0		10100 455 26		pF pF pF
C _{oss eq.} ⁽²⁾	Equivalent output capacitance	$V_{GS} = 0, V_{DS} = 0$ to 480 V		1300		pF
Q _g Q _{gs} Q _{gd}	Total gate charge Gate-source charge Gate-drain charge	V _{DD} = 480 V, I _D = 74 A, V _{GS} = 10 V, <i>(see Figure 15)</i>		360 85 160		nC nC nC
Rg	Gate input resistance	f=1 MHz Gate DC Bias=0 Test signal level = 20 mV open drain		2.0		Ω

Table 6. Dynamic

1. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%

2. $C_{oss\ eq.}$ is defined as a constant equivalent capacitance giving the same charging time as C_{oss} when V_{DS} increases from 0 to 80% V_{DS}

	ownoning times					
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)} t _r t _{d(off)} t _f	Turn-on delay time Rise time Turn-off delay time Fall time	$V_{DD} = 300 \text{ V}, \text{ I}_{D} = 37 \text{ A}$ $R_{G} = 4.7 \Omega \text{ V}_{GS} = 10 \text{ V}$ (see Figure 14)		50 65 440 200		ns ns ns ns

Table 7. Switching times

Table 8. Source drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I _{SD} I _{SDM} ⁽¹⁾	Source-drain current Source-drain current (pulsed)				74 296	A A
V _{SD} ⁽²⁾	Forward on voltage	I _{SD} = 74 A, V _{GS} = 0			1.5	V
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$I_{SD} = 74$ A, di/dt = 100 A/µs $V_{DD} = 100$ V, $T_j = 25$ °C (see Figure 16)		700 25 65		ns μC Α
t _{rr} Q _{rr} I _{RRM}	Reverse recovery time Reverse recovery charge Reverse recovery current	$\begin{split} I_{SD} &= 74 \text{ A, di/dt} = 100 \text{ A/}\mu\text{s} \\ V_{DD} &= 100 \text{ V, T}_{j} = 150 \text{ °C} \\ \textit{(see Figure 16)} \end{split}$		840 30 69		ns μC Α


1. Pulse width limited by safe operating area


2. Pulsed: Pulse duration = 300 μ s, duty cycle 1.5%




2.1 Electrical characteristics (curves)














Figure 5.





Transfer characteristics






Figure 8. Gate charge vs gate-source voltage Figure 9. Capacitance variations

Figure 10. Normalized gate threshold voltage Figure 11. vs temperature






Figure 12. Source-drain diode forward characteristics




57

gure 11. Normalized on resistance vs temperature







7/12

57

3 Test circuits

Figure 14. Switching times test circuit for resistive load





Figure 16. Test circuit for inductive load switching and diode recovery times








Figure 17. Unclamped Inductive load test circuit





Figure 19. Switching time waveform




4 Package mechanical data

In order to meet environmental requirements, ST offers these devices in ECOPACK® packages. These packages have a Lead-free second level interconnect. The category of second level interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark. ECOPACK specifications are available at: *www.st.com*



1

	Max247 MECHANICAL DATA							
DIM.	mm			inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А	4.70		5.30					
A1	2.20		2.60					
b	1.00		1.40					
b1	2.00		2.40					
b2	3.00		3.40					
С	0.40		0.80					
D	19.70		20.30					
е	5.35		5.55					
E	15.30		15.90					
L	14.20		15.20					
L1	3.70		4.30					





5 Revision history

Table 9.Document revision history

Date Revision		Changes		
29-Nov-2007	1	First release		
04-Dec-2007	2	Header has been corrected		
04-Aug-2008	3	Document status promoted: from preliminary data to datasheet.		
14-Nov-2008	4	<i>Figure 13: Normalized BV_{DSS} vs temperature</i> has been corrected		



Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2008 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

